Flip Flops – 116

5555555555

116. As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:

(a) very long.
(b) very short.
(c) at a maximum value to enable the input control signals to stabilize.
(d) of no consequence as long as the levels are within the determinate range of value.

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 315
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,295

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 72555555555572. What is the difference between the enable input of the 7475 and the clock input of the 7474? (a) The 7475 is edge-triggered. (b) (c) (d)
    Tags: input, flip, flops, enable, clock, electronics, engineering
  • Flip Flops - 89555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
    Tags: flip, flops, flip-flop, electronics, engineering
  • Flip Flops - 67555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d)
    Tags: flip, flops, flip-flop, electronics, engineering
  • Flip Flops - 68555555555568. When is a flip-flop said to be transparent? (a) when the Q output is opposite the input (b) when the Q output follows the input (c) (d)
    Tags: input, flip, flops, flip-flop, electronics, engineering
  • Flip Flops - 1485555555555148. The term hold always means ________. (a) (b) (c) (d) no change
    Tags: flip, flops, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here