116. As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:
(a) very long.
(b) very short.
(c) at a maximum value to enable the input control signals to stabilize.
(d) of no consequence as long as the levels are within the determinate range of value.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT|
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
|Electronics & Communication Engineering Books
|GATE 2023 Total Info||ENGG DIPLOMA||UGC NET Total Info|
|IES 2023 Total Info||PSUs 2022 Total Info||CSIR UGC NET Total Info|
|JAM 2023 Total Info||M TECH 2023 Total Info||RAILWAY 2022 Total Info|