5555555555
76. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.
(a) right, one
(b) right, two
(c) left, one
(d) left, three
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 147. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three- Shift Registers » Exercise - 124. To serially shift a nibble (four bits) of data into a shift register, there must be ________. (a) one clock pulse (b) four clock pulses (c) eight clock pulses (d) one clock pulse for each 1 in the data
- Shift Registers » Exercise - 1 8. A register can also be used to provide __________ movements. (a) Bit (b) Data (c) Signal (d) None of the above
- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above
- Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000