5555555555
19. The OTA has a ________ input impedance and a ________ CMRR.
(a) high, low
(b) low, high
(c) high, high
(d) low, low
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
- 555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH