5555555555
74. When the output of a tri-state shift register is disabled, the output level is placed in a:
(a) float state
(b) LOW state
(c) high impedance state
(d) float state and a high impedance state
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 156. When the output of a tristate shift register is disabled, the output level is placed in a: (a) float state (b) LOW state (c) high-impedance state (d) float or high-impedance state- 555555555548. From the following specifications determine the fan-out for the logic family. (a) HIGH state is 16, LOW state is 8 (b) HIGH state is 8, LOW state is 16 (c) HIGH state is 4, LOW state is 8 (d) HIGH state is 8, LOW state is 4
- 555555555593. A common-base configuration has ________ impedance at the input and ________ impedance at the output. (a) high, high (b) high, low (c) low, low (d) low, high
- 5555555555122. Which is not an output state for tristate logic? (a) HIGH (b) LOW (c) High-Z (d) Low-Z
- 555555555594. An emitter-follower has ________ impedance at the input and ________ impedance at the output. (a) high, high (b) low, high (c) high, low (d) low, low