Shift Registers » Exercise – 1
56. When the output of a tristate shift register is disabled, the output level is placed in a:
(a) float state
(b) LOW state
(c) high-impedance state
(d) float or high-impedance state
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 74. When the output of a tri-state shift register is disabled, the output level is placed in a: (a) float state (b) LOW state (c) high impedance state (d) float state and a high impedance state- Shift Registers » Exercise - 157. What are the three output conditions of a three-state buffer? (a) HIGH, LOW, float (b) 1, 0, float (c) both of the above (d) neither of the above
- Shift Registers » Exercise - 1 7. An n-bit register has a group of ________ flip-flops and some logic gates. (a) N (b) N-1 (c) N2 (d) 2N
- Shift Registers » Exercise - 128. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________. (a) 10111000 (b) 10110111 (c) 11110000 (d) 11111100
- Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many