# Shift Registers – 56

56. When the output of a tristate shift register is disabled, the output level is placed in a:

(a) float state
(b) LOW state
(c) high-impedance state
(d) float or high-impedance state

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• 5555555555 74. When the output of a tri-state shift register is disabled, the output level is placed in a: (a) float state (b) LOW state (c) high impedance state (d) float state and a high impedance state
Tags: state, shift, output, float, registers, register, disabled, level, low, electronics
• Shift Registers » Exercise - 157. What are the three output conditions of a three-state buffer? (a) HIGH, LOW, float (b) 1, 0, float (c) both of the above (d) neither of the above
Tags: shift, registers, float, exercise, output, low, electronics, engineering
• Shift Registers » Exercise - 1 7. An n-bit register has a group of ________ flip-flops and some logic gates. (a) N (b) N-1 (c) N2 (d) 2N
Tags: shift, registers, exercise, register, electronics, engineering
• Shift Registers » Exercise - 128. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________. (a) 10111000 (b) 10110111 (c) 11110000 (d) 11111100
Tags: shift, registers, register, output, exercise, state, electronics, engineering
• Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
Tags: shift, registers, exercise, electronics, engineering