Shift Registers » Exercise – 1
68. How can parallel data be taken out of a shift register simultaneously?
(a) Use the Q output of the first FF.
(b) Use the Q output of the last FF.
(c) Tie all of the Q outputs together.
(d) Use the Q output of each FF.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above
- Shift Registers » Exercise - 1 4. This type of register accepts inputs data simultaneously and output is also coming out parallel : (a) PIPO (b) SIPO (c) PISO (d) SISO
- Shift Registers » Exercise - 1 1. A register can also be used to provide data movements. (a) Parallel Register (b) Simple Register (c) Shift Register (d) All of the above
- Shift Registers » Exercise - 169. What is the difference between a shift-right register and a shift-left register? (a) There is no difference. (b) (c) (d)