# Shift Registers – 65

65. To keep output data accurate, 4-bit series-in, parallel-out shift registers employ a ________.

(a) divide-by-4 clock pulse
(b) sequence generator
(c) strobe line
(d) multiplexer

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,200

## Related Posts

• Shift Registers » Exercise - 113. On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1, and Q3 = 1. On the sixth clock pulse, the sequence is ________. (a) Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0 (b) Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 0 (c) Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1 (d) Q0 = 0, Q1 = 0, Q2 = 0, Q3 = 1
Tags: shift, registers, clock, pulse, sequence, exercise, bit, electronics, engineering
• Shift Registers » Exercise - 112. On the third clock pulse, a 4-bit Johnson sequence is Q0 = 1, Q1 = 1, Q2 = 1, and Q3 = 0. On the fourth clock pulse, the sequence is ________. (a) Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 1 (b) Q0 = 1, Q1 = 1, Q2 = 0, Q3 = 0 (c) Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0 (d) Q0 = 0, Q1 = 0, Q2 = 0, Q3 = 0
Tags: shift, registers, clock, pulse, sequence, exercise, bit, electronics, engineering
• Shift Registers » Exercise - 121. If an 8-bit ring counter has an initial state 10111110, what is the state after the fourth clock pulse? (a) 11101011 (b) 00010111 (c) 11110000 (d) 00000000
Tags: shift, registers, exercise, bit, clock, pulse, electronics, engineering
• Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000
Tags: shift, registers, exercise, clock, data, electronics, engineering
• Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
Tags: shift, registers, exercise, electronics, engineering