Shift Registers – 55

Shift Registers » Exercise – 1

55. When is it important to use a three-state buffer?

(a) when two or more outputs are connected to the same input
(b) when all outputs are normally HIGH
(c) when all outputs are normally LOW
(d) when two or more outputs are connected to two or more inputs

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,200

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Shift Registers - 66Shift Registers » Exercise - 166. What is a recirculating register? (a) serial out connected to serial in (b) all Q outputs connected together (c) a r (d)
    Tags: shift, registers, connected, exercise, outputs, electronics, engineering
  • Combinational Circuits - 49555555555549. For the device shown here, assume the D input is LOW, both S inputs are LOW, and the input is LOW. What is the status of the outputs? (a) All are HIGH. (b) All are LOW. (c) All but are LOW. (d) All but are HIGH.
    Tags: low, input, high, inputs, outputs, electronics, engineering
  • Shift Registers - 18Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000
    Tags: shift, registers, exercise, outputs, electronics, engineering
  • Shift Registers - 54Shift Registers » Exercise - 154. What does the output enable do on the 74395A chip? (a) It determines when data can be loaded. (b) It forces all outputs to go HIGH. (c) It forces all outputs to go LOW. (d) It activates the three-state buffer.
    Tags: shift, outputs, registers, buffer, three-state, low, high, exercise, electronics, engineering
  • Shift Registers - 2Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
    Tags: shift, registers, exercise, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here