# Shift Registers – 32

32. With a 50 kHz clock frequency, six bits can be serially entered into a shift register in ________.

(a) 12 s
(b) 120 s
(c) 12 ms
(d) 120 ms

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 975

## Related Posts

• Shift Registers » Exercise - 133. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ________. (a) 4 μs (b) 40 μs (c) 400 μs (d) 40 ms
Tags: shift, registers, exercise, khz, clock, frequency, bits, serially, entered, register
• Shift Registers » Exercise - 140. When an 8-bit serial in/serial out shift register is used for a 20 s time delay, the clock frequency is ________. (a) 40 kHz (b) 50 kHz (c) 400 kHz (d) 500 kHz
Tags: khz, shift, registers, exercise, register, clock, frequency, electronics, engineering
• Shift Registers » Exercise - 141. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output? (a) 1.67 s (b) 26.67 s (c) 26.7 ms (d) 267 ms
Tags: shift, registers, ms, exercise, register, clock, frequency, khz, electronics, engineering
• Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000
Tags: shift, registers, exercise, register, clock, electronics, engineering
• Shift Registers » Exercise - 166. What is a recirculating register? (a) serial out connected to serial in (b) all Q outputs connected together (c) a r (d)
Tags: shift, registers, exercise, register, electronics, engineering