Shift Registers » Exercise – 1
25. How much storage capacity does each stage in a shift register represent?
(a) One bit
(b) Two bits
(c) Four bits (one nibble)
(d) Eight bits (one byte)
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 1 1. A register can also be used to provide data movements. (a) Parallel Register (b) Simple Register (c) Shift Register (d) All of the above- Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
- Shift Registers » Exercise - 1 8. A register can also be used to provide __________ movements. (a) Bit (b) Data (c) Signal (d) None of the above
- Shift Registers » Exercise - 169. What is the difference between a shift-right register and a shift-left register? (a) There is no difference. (b) (c) (d)
- Shift Registers » Exercise - 132. With a 50 kHz clock frequency, six bits can be serially entered into a shift register in ________. (a) 12 s (b) 120 s (c) 12 ms (d) 120 ms