5555555555
17. The time interval between the memory receiving a new address input and the data being available is called _________.
(a) access time
(b) bus speed
(c) read/write speed
(d) write/data speed
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Memory Devices » Exercise - 1 9. Access time is faster for : (a) ROM (b) SRAM (c) DRAM (d) EPROM- 5555555555133. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________. (a) 4096 (b) 8129 (c) 16358 (d) 32768
- 5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
- 5555555555122. How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory? (a) 2 (b) 4 (c) 8 (d) 9