5555555555
57. A device used to display one or more digital signals so that they can be compared to expected timing diagrams for the signals is a:
(a) DMM
(b) spectrum analyzer
(c) logic analyzer
(d) frequency counter
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555536. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates? (a) OR gates only (b) AND gates and NOT gates (c) AND gates, OR gates, and NOT gates (d) OR gates and NOT gates- Logic Gates » Exercise - 130. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates ? (a) OR gates only (b) OR gates and NOT gates (c) AND gates and NOT gates (d) AND gates, OR gates, and NOT gates
- Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
- 555555555533. A single transistor can be used to build which of the following digital logic gates? (a) AND gates (b) OR gates (c) NOT gates (d) NAND gates
- 555555555588. In a typical digital system, Logic 0 is 0V–0.8V, and Logic 1 is ________. (a) 2–5V (b) 2.5–5V (c) 3.0–5.5V (d) 3.5–5.5V