26. The word “interfacing” as applied to digital electronics usually means:
(a) a conditioning circuit connected between a standard TTL NAND gate and a standard TTL OR gate
(b) a circuit connected between the driver and load to condition a signal so that it is compatible with the load
(c) any gate that is a TTL operational amplifier designed to condition signals between NMOS transistors
(d) any TTL circuit that is an input buffer stage
27. When is a level-shifter circuit needed in interfacing logic?
(a) A level shifter is always needed.
(b) A level shifter is never needed.
(c) when the supply voltages are the same
(d) when the supply voltages are different
28. How many 74LSTTL logic gates can be driven from a 74TTL gate?
(a) 10
(b) 20
(c) 200
(d) 400
29. Can a 74HCMOS logic gate directly connect to a 74ALSTTL gate?
(a) Yes
(b) No Answ
(c)
(d)
30. What is the advantage of using low-power Schottky (LS) over standard TTL logic?
(a) more power dissipation
(b) less power dissipation
(c) cost is less
(d) cost is more
Related Posts
555555555575. A major advantage of ECL logic over TTL and CMOS is ________. (a) low power dissipation (b) high speed (c) both low power dissipation and high speed (d) neither low power dissipation nor high speed- 555555555510. Which of the following summarizes the important features of emitter-coupled logic (ECL)? (a) low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption (b) good noise immunity, negative logic, high-frequency capability, low power dissipation, and short propagation time (c) low propagation time, high-frequency response, low power consumption, and high output voltage swings (d) poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power
- 555555555568. Which of the following summarizes the important features of ECL? (a) Low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption (b) Good noise immunity, negative logic, high frequency capability, low power dissipation, and short propagation time (c) Slow propagation time, high frequency response, low power consumption, and high output voltage swings (d) Poor noise immunity, positive supply voltage operation, good low frequency operation, and low power
- 555555555518. Why is a pull-up resistor needed when connecting TTL logic to CMOS logic? (a) to increase the output LOW voltage (b) to decrease the output LOW voltage (c) to increase the output HIGH voltage (d) to decrease the output HIGH voltage
- 5555555555130. A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)? (a) 2.55 W (b) 1.27 W (c) 12.75 W (d) 5 W