5555555555
30. What is the advantage of using low-power Schottky (LS) over standard TTL logic?
(a) more power dissipation
(b) less power dissipation
(c) cost is less
(d) cost is more
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555546. What is the standard TTL noise margin? (a) 5.0 V (b) 0.0 V (c) 0.8 V (d) 0.4 V- 555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4
- 5555555555124. Most TTL logic used today is some form of ________. (a) Schottky TTL (b) tristate TTL (c) low-power TTL (d) open-collector TTL
- 5555555555104. The HIGH logic level for a standard TTL output must be at least ________. (a) 2.4 V (b) 2 V (c) 0.8 V (d) 5 V
- 555555555536. Ten TTL loads per TTL driver is known as: (a) noise immunity (b) fan-out (c) power dissipation (d) propagation delay