Logic Families – Exercise – 1

31. Totem-pole outputs ________ be connected ________ because ________.

(a) can, in parallel, sometimes higher current is required
(b) cannot, together, if the outputs are in opposite states excessively high currents can damage one or both devices
(c) should, in series, certain applications may require higher output voltage
(d) can, together, together they can handle larger load currents and higher output voltages

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

32. What should be done with unused inputs to a TTL NAND gate?

(a) let them float
(b) tie them LOW
(c)
(d)

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

33. Assume that a particular IC has a supply voltage (Vcc) equal to +5 V and ICCH = 10 mA and ICCL = 23 mA. What is the power dissipation for the chip?

(a) 50 mW
(b) 82.5 mW
(c) 115 mW
(d) 165 mW

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

34. Why is a pull-up resistor needed for an open collector gate?

(a) to provide Vcc for the IC
(b) to provide ground for the IC
(c) to provide the HIGH voltage
(d) to provide the LOW voltage

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

35. Why is a decoupling capacitor needed for TTL ICs and where should it be connected?

(a) to block dc, connect to input pins
(b) to reduce noise, connect to input pins
(c)
(d)

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Logic Gates - 75555555555575. A major advantage of ECL logic over TTL and CMOS is ________. (a) low power dissipation (b) high speed (c) both low power dissipation and high speed (d) neither low power dissipation nor high speed
    Tags: power, low, dissipation, high, logic, ecl, ttl, cmos, electronics, engineering
  • Logic Families - 10555555555510. Which of the following summarizes the important features of emitter-coupled logic (ECL)? (a) low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption (b) good noise immunity, negative logic, high-frequency capability, low power dissipation, and short propagation time (c) low propagation time, high-frequency response, low power consumption, and high output voltage swings (d) poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power
    Tags: low, power, voltage, logic, output, high, propagation, ecl, dissipation, electronics
  • Logic Families - 68555555555568. Which of the following summarizes the important features of ECL? (a) Low noise margin, low output voltage swing, negative voltage operation, fast, and high power consumption (b) Good noise immunity, negative logic, high frequency capability, low power dissipation, and short propagation time (c) Slow propagation time, high frequency response, low power consumption, and high output voltage swings (d) Poor noise immunity, positive supply voltage operation, good low frequency operation, and low power
    Tags: low, voltage, power, high, logic, propagation, output, dissipation, ecl, electronics
  • Logic Families - 18555555555518. Why is a pull-up resistor needed when connecting TTL logic to CMOS logic? (a) to increase the output LOW voltage (b) to decrease the output LOW voltage (c) to increase the output HIGH voltage (d) to decrease the output HIGH voltage
    Tags: output, voltage, logic, low, high, ttl, cmos, electronics, engineering
  • Logic Families - 1305555555555130. A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)? (a) 2.55 W (b) 1.27 W (c) 12.75 W (d) 5 W
    Tags: gate, output, logic, high, low, power, dissipation, electronics, engineering