5555555555
33. At which of the following period(s) is the counter advanced (incremented) in dual-slope conversion?
(a) During the charging of the capacitor of the integrator
(b) During the discharging of the capacitor of the integrator
(c) During both the charging and discharging of the capacitor of the integrator
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555527. When is the counter set to zero in the dual-slope method of conversion? (a) Prior to the charging of the capacitor of the integrator (b) While the capacitor is being charged (c) At the end of the charging of the capacitor (d) During the discharging of the capacitor- 555555555531. Which of the following devices is (are) a component of a digital-to-analog converter (DAC)? (a) Integrator (b) Comparator (c) Digital counter (d) All of the above
- 555555555537. How many Vcc connections does the 565 PLL use? (a) 0 (b) 1 (c) 2 (d) 3
- 555555555540. How many comparators does a 339 IC contain? (a) 4 (b) 3 (c) 2 (d) 1
- 5555555555108. The charging and discharging of the capacitor filter take ________ of the period of the input voltage. (a) 0.25 (b) 0.5 (c) 0.75 (d) 1