# Flip Flops – Notes – 1

Notes » Flip-Flops

1. A flip-flop is a logic circuit with a memory characteristic such that its $Q$ and $\bar{Q}$ outputs will go to a new state in response to an input pulse and will remain in that new state after the input pulse is terminated.

2. A NAND latch and a NOR latch are simple FFs that respond to logic levels on their SET and RESET inputs.

3. Clearing (resetting) a FF means that its output ends up in the $Q=0/\bar{Q}=1$ state. Setting a FF means that it ends up in the   $Q=1/\bar{Q}=0$ state.

4. Clocked FFs have a clock input (CLK, CP, CK) that is edge-triggered, meaning that it triggers the FF on a positive-going transition (PGT) or a negative-going transition (NGT).

5. Edge-triggered (clocked) FFs can be triggered to a new state by the active edge of the clock input according to the state of the FF’s synchronous control inputs (S,R or J, K or D).

6. Most clocked FFs also have asynchronous inputs that can set or clear the FF independently of the clock input.

7. The D latch is a modified NAND latch that operates like a D flip-flop except that it is not edge-triggered.

8. Some of the principal uses of FFs include data storage and transfer, data shifting, counting, and frequency division. They are used in sequential circuits that follow a predetermined sequence of states.

9. A one-shot (OS) is a logic circuit that can be triggered from its normal resting state $( Q=0)$ to its triggered state $( Q=1 )$, where it remains for a time interval proportional to an RC time constant.

 Flip-Flops – Mcq Flip-Flops – Notes Flip-Flops – IQ
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 346 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 195 Sale Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) ₹ 383 Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 460

## Related Posts

• 5555555555118. An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in? (a) (b) (c) (d)
Tags: input, latch, state, electronics, engineering
• 5555555555124. When does the output of a NAND gate = 1? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1
Tags: inputs, input, logic, nand, electronics, engineering
• 5555555555127. When does the output of a NOR gate = 0? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1
Tags: input, inputs, logic, electronics, engineering
• 5555555555117. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip-flop, state, clock, electronics, engineering
• 555555555562. If an input is activated by a signal transition, it is ________. (a) edge-triggered (b) toggle triggered (c) clock triggered (d) noise triggered
Tags: triggered, input, transition, edge-triggered, clock, electronics, engineering