118. An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
555555555581. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________. (a) SET (b) RESET (c) clear (d) invalid
Tags: input, latch, flip, flops, active-high, s-r, electronics, engineering
5555555555117. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, s-r, state, electronics, engineering
Flip-Flops » Exercise - 14. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ________. (a) SET (b) RESET (c) Clear (d) Invalid
Tags: input, latch, flip, flops, s-r, electronics, engineering
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
Tags: flip, flops, electronics, engineering
555555555568. When is a flip-flop said to be transparent? (a) when the Q output is opposite the input (b) when the Q output follows the input (c) (d)
Tags: input, flip, flops, electronics, engineering