# Flip Flops – 134

5555555555

134. An edge-triggered flip-flop can change states only when ________.

(a) the trigger is HIGH
(b) the D input is HIGH
(c) the trigger is LOW
(d) the trigger input changes levels

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,185

## Related Posts

• 5555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH
Tags: low, high, changes, flip, flops, edge-triggered, flip-flop, electronics, engineering
• 555555555572. What is the difference between the enable input of the 7475 and the clock input of the 7474? (a) The 7475 is edge-triggered. (b) (c) (d)
Tags: input, flip, flops, edge-triggered, electronics, engineering
• 555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
Tags: flip, flops, flip-flop, change, electronics, engineering
• 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
Tags: flip, flops, electronics, engineering
• 5555555555 39. What is one disadvantage of an S-R flip-flop? (a) It has no Enable input. (b) It has a RACE condition. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, flip-flop, electronics, engineering