5555555555
134. An edge-triggered flip-flop can change states only when ________.
(a) the trigger is HIGH
(b) the D input is HIGH
(c) the trigger is LOW
(d) the trigger input changes levels
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH- 555555555572. What is the difference between the enable input of the 7475 and the clock input of the 7474? (a) The 7475 is edge-triggered. (b) (c) (d)
- 555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
- 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
- 5555555555 39. What is one disadvantage of an S-R flip-flop? (a) It has no Enable input. (b) It has a RACE condition. (c) It has no clock input. (d) It has only a single output.