5555555555
111. Edge-triggered flip-flops must have:
(a) very fast response times.
(b) at least two inputs to handle rising and falling edges.
(c) a pulse transition detector.
(d) active-LOW inputs and complemented outputs.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 41. Edge-triggered flip-flops must have _________. (a) very fast response times (b) at least two inputs to handle rising and falling edges (c) a positive-transition pulse generator (d) a negative-transition pulse generator- 555555555570. Edge-triggered flip-flops must have: (a) very fast response times (b) at least two inputs to handle rising and falling edges (c) positive edge-detection circuits (d) negative edge-detection circuits
- 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
- 5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0