5555555555
108. In synchronous systems, the exact times at which any output can change state are determined by a signal commonly called the ________.
(a) traffic
(b) D
(c) flip-flop
(d) clock
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0- 5555555555105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________. (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
- 555555555548. What is the decimal value of 2–1 ? (a) 0.5 (b) 0.25 (c) 0.05 (d) 0.1
- 555555555590. Hexadecimal 16 is ________ in decimal. (a) 3210 (b) 2210 (c) 2510 (d) 2710
- Flip-Flops » Exercise - 123. The number of flip-flop required in a decade counter is : (a) 3 (b) 5 (c) 7 (d) 9