DC Biasing FETs – Exercise – 2

DC Biasing FETs » Exercise – 2

51. In an enhancement-type MOSFET, the drain current is zero for levels of VGS less than the ________ level.

(a) VGS(Th)
(b) VGS(off)
(c) VP
(d) VDD

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

52. The slope of the dc load line in a voltage-divider is controlled by ________.

(a) R1
(b) R2
(c) RS
(d) All of the above

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

53. In a depletion-type MOSFET, the transfer characteristic rises ________ as VGS becomes more positive.

(a) less rapidly
(b) more rapidly
(c) the same
(d) None of the above

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • DC Biasing FETs - 51555555555551. In an enhancement-type MOSFET, the drain current is zero for levels of VGS less than the ________ level. (a) VGS(Th) (b) VGS(off) (c) VP (d) VDD
    Tags: dc, biasing, fets, enhancement-type, mosfet, drain, current, levels, vgs, level
  • DC Biasing FETs - 53555555555553. In a depletion-type MOSFET, the transfer characteristic rises ________ as VGS becomes more positive. (a) less rapidly (b) more rapidly (c) the same (d) None of the above
    Tags: rapidly, dc, biasing, fets, depletion-type, mosfet, transfer, characteristic, rises, vgs
  • DC Biasing FETs - 52555555555552. The slope of the dc load line in a voltage-divider is controlled by ________. (a) R1 (b) R2 (c) RS (d) All of the above
    Tags: dc, biasing, fets, slope, load, voltage-divider, controlled, rs, electronics, engineering
  • DC Biasing FETs - 49555555555549. In a JFET, the level of ________ is limited to values between 0 V and –VP. (a) (b) (c) (d)
    Tags: dc, biasing, fets, level, vp, electronics, engineering
  • DC Biasing FETs - 45555555555545. In p-channel FETs, the level of VGS is ________ while the level of VDS is ________. (a) negative, negative (b) positive, positive (c) negative, positive (d) positive, negative
    Tags: positive, fets, level, dc, biasing, vgs, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here