5555555555
49. In a JFET, the level of ________ is limited to values between 0 V and –VP.
(a)
(b)
(c)
(d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555535. Calculate the value of RD. (a) 2 k (b) 3 k (c) 3.5 k (d) 4.13 k Tags: dc, biasing, fets, electronics, engineering
555555555525. What is the new value of RD when there is 7 V across VDS? (a) 3 k (b) 3.3 k (c) 4 k (d) 5 k Tags: dc, biasing, fets, electronics, engineering
555555555532. Calculate the value of VDS. (a) –3 V (b) 3 V (c) –4 V (d) 4 V Tags: dc, biasing, fets, electronics, engineering
555555555523. Calculate the value of VCEQ. (a) 8.78 V (b) 0 V (c) 7.86 V (d) 18 V Tags: dc, biasing, electronics, engineering
555555555542. The level of VDS is typically between ________ % and ________ % of VDD. (a) 0, 100 (b) 10, 90 (c) 25, 75 (d) None of the above Tags: dc, biasing, fets, level, electronics, engineering