5555555555
9. The slope of the dc load line in a self-bias configuration is controlled by ________.
(a) VDD
(b) RD
(c) RG
(d) RS
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555548. In a feedback-bias configuration, the slope of the dc load line is controlled by ________. (a) RG (b) RD (c) VDG (d) None of the above Tags: dc, biasing, fets, configuration, slope, load, controlled, rg, electronics, engineering
555555555552. The slope of the dc load line in a voltage-divider is controlled by ________. (a) R1 (b) R2 (c) RS (d) All of the above Tags: dc, biasing, fets, slope, load, controlled, rs, electronics, engineering
55555555554. Determine the value of VDSQ. (a) 3.5 V (b) 4.86 V (c) 7.14 V (d) 10 V Tags: dc, biasing, fets, electronics, engineering
55555555555. Calculate the value of VDS. (a) 0 V (b) 0.35 V (c) 3.8 V (d) 33.5 V Tags: dc, biasing, fets, electronics, engineering
55555555556. For what value of RD is the voltage across VDS zero? (a) 2.400 k (b) 5.167 k (c) 6.167 k (d) 6.670 k Tags: dc, biasing, fets, electronics, engineering