DC Biasing FETs – 48

5555555555

48. In a feedback-bias configuration, the slope of the dc load line is controlled by ________.

(a) RG
(b) RD
(c) VDG
(d) None of the above

Answer

Answer : (b)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 317

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Sale

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 799

DC Biasing FETs - 9
55555555559. The slope of the dc load line in a self-bias configuration is controlled by ________. (a) VDD (b) RD (c) RG (d) RS
Tags: dc, biasing, fets, slope, load, configuration, controlled, rg, electronics, engineering
DC Biasing FETs - 52
555555555552. The slope of the dc load line in a voltage-divider is controlled by ________. (a) R1 (b) R2 (c) RS (d) All of the above
Tags: dc, biasing, fets, slope, load, controlled, electronics, engineering
DC Biasing FETs - 25
555555555525. What is the new value of RD when there is 7 V across VDS? (a) 3 k (b) 3.3 k (c) 4 k (d) 5 k
Tags: dc, biasing, fets, electronics, engineering
DC Biasing FETs - 16
555555555516. Calculate VCE. (a) 0 V (b) 2 V (c) 3 V (d) 5.34 V
Tags: dc, biasing, fets, electronics, engineering
DC Biasing FETs - 30
555555555530. Calculate VDSQ. (a) 1.0 V (b) 1.50 V (c) 2.56 V (d) 3.58 V
Tags: dc, biasing, fets, electronics, engineering

Related Posts