85. Which of the following statements best describes the operation of a synchronous up-/down-counter?
(a) The counter can count in either direction, but must continue in that direction once started.
(b) The counter can be reversed, but must be reset before counting in the other direction.
(c) In general, the counter can be reversed at any point in its counting sequence.
(d) The count sequence cannot be reversed, once it has begun, without first resetting the counter to zero.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 1 9. It is a bi-directional counter capable of counting in either of the direction depending on the control signal. (a) Up Synchronous Counter (b) Down Synchronous Counter (c) Synchronous Counter (d) Both (a) and (b)- Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
- Counters » Exercise - 138. The terminal count of a 3-bit binary counter in the DOWN mode is ________. (a) 000 (b) 111 (c) 101 (d) 010
- Counters » Exercise - 1111. ________ is the modulus of the counter shown below. (a) 200 (b) 19 (c) 0.005 (d) 5000
- Counters » Exercise - 136. The terminal count of a typical modulus-10 binary counter is ________. (a) 0000 (b) 1010 (c) 1001 (d) 1111