46. The circuit given below fails to produce data output. The individual flip-flops are checked with a logic probe and pulser, and each checks OK. What could be causing the problem?
(a) The data output line may be grounded.
(b) One of the clock input lines may be open.
(c) One of the interconnect lines between two stages may have a solder bridge to ground.
(d) One of the flip-flops may have a solder bridge between its input and Vcc.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Logic Probe » Exercise - 1 1. A simple-to-use instrument often used to detect logic levels is the ________. (a) logic meter (b) logic pulser (c) logic probe (d) logic comparator- 555555555538. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A
- 555555555539. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A
- Counters » Exercise - 195. For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________. (a) Cp, the same clock input line (b) CE, the same clock input line (c) , the terminal count output (d) , both clock input lines
- 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above