# Counters – 46

46. The circuit given below fails to produce data output. The individual flip-flops are checked with a logic probe and pulser, and each checks OK. What could be causing the problem?

(a) The data output line may be grounded.
(b) One of the clock input lines may be open.
(c) One of the interconnect lines between two stages may have a solder bridge to ground.
(d) One of the flip-flops may have a solder bridge between its input and Vcc.

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• Logic Probe » Exercise - 1 1. A simple-to-use instrument often used to detect logic levels is the ________. (a) logic meter (b) logic pulser (c) logic probe (d) logic comparator
Tags: logic, probe, electronics, engineering
• 555555555538. The output of this circuit is always ________. (a) 1 (b) 0  (c) A (d) A
Tags: logic, output, circuit, electronics, engineering
• 555555555539. The output of this circuit is always ________. (a) 1 (b) 0   (c) A (d) A
Tags: logic, output, circuit, electronics, engineering
• Counters » Exercise - 195. For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________. (a) Cp, the same clock input line (b) CE, the same clock input line (c) , the terminal count output (d) , both clock input lines
Tags: clock, input, counters, exercise, output, lines, electronics, engineering
• 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above
Tags: logic, input, output, electronics, engineering