Counters – 130


130. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?

(a) The output word decreases by 1.
(b) The output word decreases by 2.
(c) The output word increases by 1.
(d) The output word increases by 2.

Answer : (a)
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,185

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Memory Devices - 60555555555560. For the given circuit, what is the bit length of the output data word? (a) 3 (b) 4 (c) 8 (d) 32
    Tags: output, word, electronics, engineering
  • Counters - Exercise - 1Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
    Tags: counter, electronics, engineering
  • Counters - 1335555555555 133. Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________. (a) 0011 (b) 0010 (c) 1000 (d) 0110
    Tags: pulse, clock, output, counters, counter, electronics, engineering
  • Counters - 27Counters » Exercise - 127. Which of the following is an invalid output state for an 8421 BCD counter? (a) 1110 (b) 0000 (c) 0010 (d) 0001
    Tags: counters, output, counter, electronics, engineering
  • Basic Op Amp Applications - 17555555555517. Calculate the output voltage. (a) 3.02 V (b) 2.03 V (c) 1.78 V (d) 1.50 V
    Tags: output, electronics, engineering


Please enter your comment!
Please enter your name here