126. Assume you want to determine the timing diagram for a 4-bit counter using an oscilloscope. The best choice for an oscilloscope trigger signal is ________.
(a) the most significant bit (MSB)
(b) the least significant bit (LSB)
(c) the clock signal
(d) from a composite of the MSB and LSB
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8- Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16
- Counters » Exercise - 130. A 4-bit counter has a maximum modulus of ________. (a) 3 (b) 6 (c) 8 (d) 16
- 5555555555 133. Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________. (a) 0011 (b) 0010 (c) 1000 (d) 0110
- Counters » Exercise - 126. Which of the following is an example of a counter with a truncated modulus? (a) 8 (b) 13 (c) 16 (d) 32