117. Many parallel counters use ________ presetting whereby the counter is preset on the active transition of the same clock signal that is used for counting.
(a) feedback
(b) synchronous
(c) ripple
(d) asynchronous
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 1 8. It is a counter where the flip-flops do not change states at exactly the same time, as they do not have a common clock pulse. (a) Asynchronous Ripple Counter (b) Synchronous Ripple Counter (c) Counter (d) All of the above- Counters » Exercise - 1111. ________ is the modulus of the counter shown below. (a) 200 (b) 19 (c) 0.005 (d) 5000
- Counters » Exercise - 1 9. It is a bi-directional counter capable of counting in either of the direction depending on the control signal. (a) Up Synchronous Counter (b) Down Synchronous Counter (c) Synchronous Counter (d) Both (a) and (b)
- Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8
- Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16