201. The carry-out of a full adder is ________.

(a)

(b)

(c)

(d)

202. Binary numbers can be added together in a basic parallel-adder circuit when ________.

(a) negative numbers are in 2’s-complement form

(b) negative numbers are in 1’s-complement form

(c) all carry pins are grounded

(d) all negative numbers are noted

203. The contents of the A register after is ________.

(a) 0000

(b) 0001

(c) 1001

(d) 1010

204. Solve this binary problem: 01011000 ÷ 00001011 = ________.

(a) 1010

(b) 0110

(c) 1000

(d) 1110

205. The two’s complement of 00001111 is ________.

(a) 11111111

(b) 11110000

(c) 11110001

(d) 11110111

## Related Posts

- 51. Decimal 474 is ________ in BCD. (a) 0100 0111 0100 (b) 0100 1011 0101 (c) 0100 1001 0011 (d) 0110 1011 1001 52. The largest BCD number that can be represented with four binary bits is ________. (a) 9 (b) 10 (c) 15 (d) 16 53. The decimal equivalent of the BCD number 1010 is ________. (a) 8 (b) 10 (c) 12 (d) invalid
- 101. When Karnaugh mapping, we must be sure to use the ________ number of loops. (a) maximum (b) minimum (c) median (d) Karnaugh 102. VHDL is very strict in the way it allows us to assign and compare ________ such as signals, variables, constants, and literals. (a) objects (b) LOGIC_VECTORS (c) designs (d) arrays 103. The ________ statement evaluates the variable status. (a) IF/THEN (b) IF/THEN/ELSE (c) CASE (d) ELSIF 104. In VHDL, data can be each of the following types except ________. (a) BIT (b) BIT_VECTOR (c) STD_LOGIC (d) STD_VECTOR 105. Except for ________, STD_LOGIC may have the following values. (a) 'z' (b) 'U' (c) '?' (d) 'L' 106. After each circuit in a subsection of a VHDL program has been ________, they can be combined and the subsection can be tested. (a) designed (b) tested (c) engineered (d) produced 107. The correct output for this XOR truth table is ________. (a) (b) (c) (d) 108. In an odd-parity system, the data that will produce a parity bit = 1 is ________. (a) data = 1010011 (b) data = 1111000 (c) data = 1100000 (d) All of the above 109. Parity generation and checking is used to detect ________.…