5555555555
11. Sample-and-hold circuits in analog-to digital converters (ADCs) are designed to:
(a) sample and hold the output of the binary counter during the conversion process
(b) stabilize the comparator’s threshold voltage during the conversion process
(c) stabilize the input analog signal during the conversion process
(d) sample and hold the D/A converter staircase waveform during the conversion process
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555535. Sample-and-hold circuits in ADCs are designed to: (a) sample and hold the output of the binary counter during the conversion process (b) stabilize the ADCs threshold voltage during the conversion process (c) stabilize the input analog signal during the conversion process (d) sample and hold the ADC staircase waveform during the conversion process- Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
- 555555555526. Inaccurate analog-to-digital conversion may be due to ____________. (a) constant analog input voltage (b) linear ramp usage (c) intermittent counter inputs (d) faulty sample-and-hold circuitry
- 555555555532. What is (are) the input(s) to the comparator in the ladder-network conversion of an ADC? (a) Staircase voltage (b) Analog input voltage (c) Both staircase and analog input voltage (d) None of the above
- 555555555517. A(n) ________ converts an analog input to a digital output. (a) flash converter (b) bipolar converter (c) ADC (d) DAC