5555555555
48. In a feedback-bias configuration, the slope of the dc load line is controlled by ________.
(a) RG
(b) RD
(c) VDG
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
55555555559. The slope of the dc load line in a self-bias configuration is controlled by ________. (a) VDD (b) RD (c) RG (d) RS- 555555555552. The slope of the dc load line in a voltage-divider is controlled by ________. (a) R1 (b) R2 (c) RS (d) All of the above
- 555555555525. What is the new value of RD when there is 7 V across VDS? (a) 3 k (b) 3.3 k (c) 4 k (d) 5 k
- 555555555516. Calculate VCE. (a) 0 V (b) 2 V (c) 3 V (d) 5.34 V
- 555555555530. Calculate VDSQ. (a) 1.0 V (b) 1.50 V (c) 2.56 V (d) 3.58 V