5555555555
35. Sample-and-hold circuits in ADCs are designed to:
(a) sample and hold the output of the binary counter during the conversion process
(b) stabilize the ADCs threshold voltage during the conversion process
(c) stabilize the input analog signal during the conversion process
(d) sample and hold the ADC staircase waveform during the conversion process
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555511. Sample-and-hold circuits in analog-to digital converters (ADCs) are designed to: (a) sample and hold the output of the binary counter during the conversion process (b) stabilize the comparator's threshold voltage during the conversion process (c) stabilize the input analog signal during the conversion process (d) sample and hold the D/A converter staircase waveform during the conversion process- Regulated Power Supplies » Exercise - 3 101. In a simple series regulator circuit, which of the following components is the controlling element? (a) Load resistor (b) Zener diode (c) Transistor Q1 (d) None of the above 102. What regulated output voltage is provided for the following circuit elements: R1 = 15 kΩ, R2 = 35 kΩ, and VZ = 11.2 V? (a) 16.50 V (b) 17 V (c) 17.35 V (d) 18.25 V 103. Nota 104. Which component(s) set(s) the voltage across the load in a basic transistor shunt regulator? (a) Zener diode (b) Transistor base-emitter voltage (c) Both the Zener diode and the transistor base-emitter voltage (d) None of the above 105. In a full-wave rectifier, if no load were connected across the capacitor, the output voltage would ideally be a(n) ________. (a) ac voltage (b) constant dc voltage (c) pulsating dc voltage (d) ramp voltage 106. The output of a loaded power supply is ________ that of the unloaded. (a) the same as (b) larger than (c) smaller than (d) None of the above 107. The frequency of the output voltage of a full-wave rectifier is ________ the frequency of its input voltage. (a) the same as (b)…
- Counters » Exercise - 1 1. The purpose of introducing feedback loop in digital counter circuit is : (a) To improve distortion (b) To improve stability (c) Synchronise input and output pulses (d) to reduce the number of input pulses to reset the counter 2. The circuit shown below is a : (a) Mod-4 counter (b) Mod-5 counter (c) Mod-6 counter (d) Mod-7 counter 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above 5. A counter with 10 states : (a) Cascading asynchronous counter (b) Decade counter (c) Asynchronous ripple counter (d) Ripple counter 6. In this type of counter, the complement of the output of the last stage of the shift register is fed back to the D input of the first state. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above 7. It is a sequential circuit that cycles through a sequence of states : (a) Multiplexer (b) Demultiplexer (c) Counter…
- 555555555532. What is (are) the input(s) to the comparator in the ladder-network conversion of an ADC? (a) Staircase voltage (b) Analog input voltage (c) Both staircase and analog input voltage (d) None of the above
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101