26. A NAND gate has :
(a) LOW inputs and a HIGH output
(b) LOW inputs and a LOW output
(c) HIGH inputs and a HIGH output
(d) None of the these
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these- 5555555555116. The logic gate that will have a LOW output when any one of its inputs is HIGH is the: (a) NAND gate (b) AND gate (c) NOR gate (d) OR gate
- 5555555555110. If the output of a three-input AND gate must be a logic LOW, what must the condition of the inputs be? (a) All inputs must be LOW. (b) All inputs must be HIGH. (c) At least one input must be LOW. (d) At least one input must be HIGH.
- Logic Gates » Exercise - 123. The logic gate that will have HIGH or “1” at its output when any one of its inputs is HIGH is a(n) : (a) OR gate (b) NOT gate (c) AND gate (d) NOR gate
- Logic Gates » Exercise - 122. The output will be a LOW for any case when one or more inputs are zero in a(n) : (a) OR gate (b) AND gate (c) NOT gate (d) NAND gate