Shift Registers » Exercise – 1
46. Computers operate on data internally in a ________ format.
(a) tristate
(b) universal
(c) parallel
(d) serial
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 168. How can parallel data be taken out of a shift register simultaneously? (a) Use the Q output of the first FF. (b) Use the Q output of the last FF. (c) Tie all of the Q outputs together. (d) Use the Q output of each FF.- Shift Registers » Exercise - 1 8. A register can also be used to provide __________ movements. (a) Bit (b) Data (c) Signal (d) None of the above
- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above
- Shift Registers » Exercise - 115. What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called? (a) tristate (b) end around (c) universal (d) conversion
- Shift Registers » Exercise - 143. What is meant by parallel load of a shift register? (a) All FFs are preset with data. (b) Each FF is loaded with data, one (c) (d)