Shift Registers » Exercise – 1
33. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ________.
(a) 4 μs
(b) 40 μs
(c) 400 μs
(d) 40 ms
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 132. With a 50 kHz clock frequency, six bits can be serially entered into a shift register in ________. (a) 12 s (b) 120 s (c) 12 ms (d) 120 ms- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above
- Shift Registers » Exercise - 1 1. A register can also be used to provide data movements. (a) Parallel Register (b) Simple Register (c) Shift Register (d) All of the above
- Shift Registers » Exercise - 169. What is the difference between a shift-right register and a shift-left register? (a) There is no difference. (b) (c) (d)
- Shift Registers » Exercise - 140. When an 8-bit serial in/serial out shift register is used for a 20 s time delay, the clock frequency is ________. (a) 40 kHz (b) 50 kHz (c) 400 kHz (d) 500 kHz