33. You find that there is an input signal on the base of Q1 and Q2. However, there is no output signal. You then measure the dc voltages on Q2 and find them to be all 0 V. The possible trouble might be ________.
(a) C3 is shorted.
(b) C1 is open.
(c) RL is shorted.
(d) VCC is 0 V.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT|
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
|Electronics & Communication Engineering Books
|GATE 2023 Total Info||ENGG DIPLOMA||UGC NET Total Info|
|IES 2023 Total Info||PSUs 2022 Total Info||CSIR UGC NET Total Info|
|JAM 2023 Total Info||M TECH 2023 Total Info||RAILWAY 2022 Total Info|