5555555555
171. In a PLL, to obtain lock, the signal frequency must:
(a) come within the lock range
(b) be less than the capture frequency
(c) come within the capture range
(d) be greater than the capture frequency
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555139. Common-mode signals have _____. (a) the same amplitude (b) the same phase (c) the same frequency (d) All of the above- 5555555555165. What is the output waveform? (a) sine wave (b) square wave (c) +15 V (d) –15 V
- 555555555550. A three-stage op-amp can have a maximum phase lag of ________°. (a) –180 (b) –90 (c) –270 (d) none of the above
- 555555555586. An amplifier is stable if the absolute magnitude of A is ________. (a) (b) less than 1 (c) greater than 1 (d) None of the above
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101