Memory Devices – 90

5555555555

90. Address decoding for dynamic memory chip control may also be used for:

(a) controlling refresh circuits
(b) read and write control
(c) chip selection and address location
(d) memory mapping

Answer

Answer : (c)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 317

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Sale

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 879

Memory Devices - 85
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
Tags: memory, devices, address, chip, electronics, engineering
Memory Devices - 151
5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
Tags: memory, devices, address, electronics, engineering
Memory Devices - 161
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16
Tags: memory, devices, address, electronics, engineering
Memory Devices - 70
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
Tags: memory, devices, address, electronics, engineering
Memory Devices - 61
555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157
Tags: memory, devices, location, electronics, engineering

Related Posts