5555555555
85. How many address lines would be required for a 2K × 4 memory chip?
(a) 8
(b) 10
(c) 11
(d) 12
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16Tags: memory, devices, address, lines, electronics, engineering
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13Tags: memory, devices, address, electronics, engineering
555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096Tags: memory, devices, address, lines, electronics, engineering
5555555555122. How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory? (a) 2 (b) 4 (c) 8 (d) 9Tags: memory, devices, address, required, electronics, engineering
555555555515. How many storage locations are available when a memory device has twelve address lines? (a) 144 (b) 512 (c) 2048 (d) 4096Tags: memory, devices, address, lines, electronics, engineering