5555555555
84. Describe the timing diagram of a write operation.
(a) First the data is set on the data bus and the address is set, then the write pulse stores the data.
(b) First the address is set, then the data is set on the data bus, and finally the read pulse stores the data.
(c) First the write pulse stores the data, then the address is set, and finally the data is set on the data bus.
(d) First the data is set on the data bus, then the write pulse stores the data, and finally the address is set.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555156. The memory operation that stores data into a memory location after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) chip select- 555555555540. The condition occurring when two or more devices try to write data to a bus simultaneously is called ________. (a) address decoding (b) bus contention (c) bus collisions (d) address multiplexing
- Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above
- 5555555555157. The memory operation that presents data on the memory outputs after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) a chip select
- 555555555565. The output of a gated S-R flip-flop changes only if the: (a) flip-flop is set (b) control input data has changed (c) flip-flop is reset (d) input data has no change