5555555555
83. What is the principal advantage of using address multiplexing with DRAM memory?
(a) reduced memory access time
(b) reduced requirement for constant refreshing of the memory contents
(c) reduced pin count and decrease in package size
(d) It eliminates the requirement for a chip-select input line, thereby reducing the pin count.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555522. What is the principal advantage of using address multiplexing with DRAM memory? (a) reduced memory access time (b) reduced requirement for constant refreshing of the memory contents (c) reduced pin count and decrease in package size (d) no requirement for a chip-select input line, thereby reducing the pin count- 555555555521. Refreshing DRAM typically must occur every ________. (a) 2 s (b) 2 ms (c) 8 s (d) 8 ms
- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- Memory Devices » Exercise - 1 9. Access time is faster for : (a) ROM (b) SRAM (c) DRAM (d) EPROM