5555555555
67. ROM access time is defined as ________.
(a) how long it takes to program the ROM chip
(b) being the difference between the READ and WRITE times
(c) the time it takes to get valid output data after a valid address is applied
(d) the time required to activate the address lines after the ENABLE line is at a valid level
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12- Memory Devices » Exercise - 1 9. Access time is faster for : (a) ROM (b) SRAM (c) DRAM (d) EPROM
- 555555555577. The time from the beginning of a read cycle to the end of tACS or tAA is referred to as: (a) access time (b) data hold (c) read cycle time (d) write enable time
- 5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
- 5555555555100. How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system? (a) 2 (b) 4 (c) 8 (d) 16