Memory Devices – 67

5555555555

67. ROM access time is defined as ________.

(a) how long it takes to program the ROM chip
(b) being the difference between the READ and WRITE times
(c) the time it takes to get valid output data after a valid address is applied
(d) the time required to activate the address lines after the ENABLE line is at a valid level

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 315
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,210

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Memory Devices - 85555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
    Tags: memory, devices, address, lines, required, chip, electronics, engineering
  • Memory Devices – 9Memory Devices » Exercise - 1 9. Access time is faster for : (a) ROM (b) SRAM (c) DRAM (d) EPROM
    Tags: memory, devices, access, time, rom, electronics, engineering
  • Memory Devices - 77555555555577. The time from the beginning of a read cycle to the end of tACS or tAA is referred to as: (a) access time (b) data hold (c) read cycle time (d) write enable time
    Tags: time, read, memory, devices, access, data, write, enable, electronics, engineering
  • Memory Devices - 1515555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
    Tags: memory, devices, address, access, electronics, engineering
  • Memory Devices - 1005555555555100. How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system? (a) 2 (b) 4 (c) 8 (d) 16
    Tags: memory, devices, rom, required, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here