5555555555
52. Which of the following faults will the checkerboard pattern test for in RAM?
(a) Short between adjacent cells
(b) Ability to store both 0s and 1s
(c) Dynamically introduced between cells
(d) All of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555568. The checkerboard pattern test is used to test ________. (a) ROM (b) EEPROM (c) FPLA (d) RAM- 555555555554. When a RAM module passes the checkerboard test it is: (a) able to read and write only 1s. (b) faulty. (c) probably good. (d) able to read and write only 0s.
- 5555555555123. What is the bit storage capacity of a ROM with a 1024 × 8 organization? (a) 1024 (b) 2048 (c) 4096 (d) 8192
- 5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
- 5555555555152. The checksum method is used to test ________. (a) ROM (b) EEPROM (c) FPLA (d) RAM