5555555555
40. The condition occurring when two or more devices try to write data to a bus simultaneously is called ________.
(a) address decoding
(b) bus contention
(c) bus collisions
(d) address multiplexing
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555537. How many address bits are needed to select all memory locations in the 2118 16K × 1 RAM? (a) 8 (b) 10 (c) 14 (d) 16- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 555555555517. The time interval between the memory receiving a new address input and the data being available is called _________. (a) access time (b) bus speed (c) read/write speed (d) write/data speed
- 555555555515. How many storage locations are available when a memory device has twelve address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 5555555555135. The location of a unit of data in a memory array is called its ________. (a) storage (b) RAM (c) address (d) data