5555555555
20. A technique of addressing storage cells on a dynamic RAM that sequentially uses the same inputs for the row and column addresses of the cell is called________.
(a) flash conversion
(b) dynamic refresh
(c) address multiplexing
(d) address strobe
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- 555555555515. How many storage locations are available when a memory device has twelve address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 5555555555122. How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory? (a) 2 (b) 4 (c) 8 (d) 9