5555555555
146. In DRAM operations, it is assumed that R/W is in its ________ state during a ________ operation.
(a) HIGH, read
(b) Hi-Z, write
(c) HIGH, write
(d) Hi-Z, read
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555535. In a DRAM, what is the state of R/W during a read operation? (a) Low (b) High (c) Hi-Z (d) None of the above- 5555555555124. The ideal memory ________. (a) has high storage capacity (b) is nonvolatile (c) has in-system read and write capacity (d) has all of the above characteristics
- 555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157
- 555555555521. Refreshing DRAM typically must occur every ________. (a) 2 s (b) 2 ms (c) 8 s (d) 8 ms
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101