5555555555
119. FIFO is formed by an arrangement of ________.
(a) diodes
(b) transistors
(c) MOS cells
(d) shift registers
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555588. Which of the following memories uses a MOS capacitor as its memory cell? (a) SRAM (b) DRAM (c) ROM (d) FIFO- 5555555555194. If [A] = 1011 1010, [B] = 0011 0110, and [C] = [A] • [B], what is [C 4..2] in decimal? (a) 1 (b) 2 (c) 3 (d) 4
- 5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16
- 5555555555164. A type of read/write memory available with MOS technology is ________. (a) SRAM (b) DRAM (c) both of the above (d) none of the above
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12