5555555555
98. A clock signal with a period of 1 s is applied to the input of an enable gate. The output must contain six pulses. How long must the enable pulse be active?
(a) Enable must be active for 0 s.
(b) Enable must be active for 3 s.
(c) Enable must be active for 6 s.
(d) Enable must be active for 12 s.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates- 555555555572. What is the difference between the enable input of the 7475 and the clock input of the 7474? (a) The 7475 is edge-triggered. (b) (c) (d)
- 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above
- 555555555591. Write the Boolean expression for an inverter logic gate with input C and output Y. (a) Y = C (b) (c) (d)
- 555555555565. If a 3-input OR gate has eight input possibilities, how many of those possibilities will result in a HIGH output? (a) 1 (b) 2 (c) 7 (d) 8